Web

Results 1 - 10 of about 661 for "Virtual Machine works". (0.39 seconds)

Home
... Home. Vernon M. Williams & Sons Construction, Inc. Company Description:. We are a Third-Generation Company (48 years). ...
www.vmw.com/ - 15k - Cached - Similar pages

SQLite Virtual Machine Opcodes
... If you are looking for a narrative description of how the **virtual machine works**, you should read the tutorial and not this document. ...
www.sqlite.org/opcode.html - 68k - May 26, 2005 - Cached - Similar pages

The Virtual Database Engine of SQLite
... Use this document as a rough guide to the idea behind the virtual machine in SQLite version 3, not as a reference on how the **virtual machine works**. ...
www.sqlite.org/vdbe.html - 101k - May 26, 2005 - Cached - Similar pages

Virtual Wires
Explorings methods to overcome pin limitations in Field Programmable Gate Arrays. Details of people, documents and pictures.
www.cag.lcs.mit.edu/vwires/ - 2k - Cached - Similar pages

Programming for the Java™ Virtual Machine - $27.97
... The newsgroup comp.lang.java.machine is dedicated to discussing how the Java **virtual machine works**, how it is implemented, and so forth. ...
www.awprofessional.com/title/0201309726 - 55k - Cached - Similar pages

Java Virtual Machine
... In this book you will find many examples that show you how the Java **Virtual Machine works**. We wanted to present these examples in an easy-to-read text ...
www.oreilly.com/catalog/javavm/excerpt/ch00.html - 18k - Cached - Similar pages

Adding virtual machines
... By using emulated hardware and the processor of the physical computer, each **virtual machine works** like a separate physical computer. ...
www.microsoft.com/technet/prodtechnol/virtualserver/2005/proddocs/vs_deploy_add_VM.mspx - 16k - Cached - Similar pages

Virtual Machine
... **Virtual Machine works** with new and existing ICAM post-processors, whether they are ICAM dedicated posts or post-processors developed by CAM-POST. ...
www.icam.com/html/products/vm/vm.php - 41k - Cached - Similar pages

Java Virtual Machine's Internal Architecture
... The Java **virtual machine works** with one other primitive type that is unavailable to the Java programmer: the returnAddress type. ...
www.artima.com/insidejvm/ed2/jvm3.html - 16k - Cached - Similar pages

Chapter 24 -- The Java Virtual Machine
... By breaking down the objects used in the compiled class files, you can gain a better understanding of how the Java **Virtual Machine works**. ...
www.sheetudeep.com/res/javaapn/ch24.htm - 114k - May 25, 2005 - Cached - Similar pages

Published Papers

- Logic Emulation with Virtual Wires,
  by Jonathan Babb, Russ Tessier, Matthew Dahl, Silvina Hanono, David Hoki, and Anant Agarwal
  This paper is to appear in the *IEEE Transactions on CAD* .

- Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators,
  by Jonathan Babb, Russ Tessier, and Anant Agarwal
  This paper appears in the *Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines '93 (FCCM '93)* , April 1993.

- The Virtual Wires Emulation System:
  A Gate-Efficient ASIC Prototyping Environment ,
  by Russell Tessier, Jonathan Babb, Matthew Dahl, Silvina Hanono, and Anant Agarwal
  This paper appears in the *Proceedings of the 1994 ACM Workshop on FPGA's (FPGA '94)*, Feb. 1994.

- Emulation of a Sparc Microprocessor with the MIT Virtual Wires Emulation System ,
  by Matthew Dahl, Jonathan Babb, Russ Tessier, Silvina Hanono, David Hoki, and Anant Agarwal
  This paper appears in the *Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines '94 (FCCM '94)* , April 1994.

- Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators,
  by Jonathan Babb, and Russell Tessier
  This paper appears in the *Proceedings of the 1993 MIT Student Workshop on Scalable Computing* , Aug. 4, 1993.

- The Virtual Wires Emulation System: A Gate-Efficient ASIC Prototyping Environment,
  by Russell Tessier, Jonathan Babb, Matthew Dahl, Silvina Hanono, and David Hoki
  This paper appears in the *Proceedings of the 1994 MIT Student Workshop on Scalable Computing* , July 21-22, 1994.

- Virtual Wires: Overcomming Pin Limitations in FPGA-based Logic Emulation ,
  by Jonathan William Babb
  Masters Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, November 1993. Also available as MIT/LCS Technical Report TR-586.

- An Implementation of the Virtual Wires Interconnect Scheme ,
  by Matthew Lyle Dahl
  Masters Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, February 1994. Also available as MIT/LCS Technical Report ___.

- The Design of an Efficient Hardware Subroutine Protocol for FPGAs ,
  by Trevor Joseph Bauer
  Masters Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, May 1994. Also available as MIT/LCS Technical Report ___.

- InnerView Hardware Debugger: A Logic Analysis Tool for the Virtual Wires Emulation System ,
  by Silvina Zimi Hanono
  Masters Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, January 1994. Also available as MIT/LCS Technical Report ___.

---

webmaster@cag.lcs.mit.edu$Date: 1997/09/22 19:34:49 $

Published before March 2000
Terms used **emulator asynchronous clock serial framing**

Found **25** of **104,753**

Sort results by: relevance

Display results: expanded form

Save results to a Binder

Search Tips

Open results in a new window

Try an Advanced Search

Try this search in The ACM Guide

Results 1 - 20 of 25 Result page: **1** 2 next

Relevance scale

1 Protocol stacked-based telecon emulator

Takahiro Murooka, Toshiaki Miyazaki

January 2000 **Proceedings of the conference on Design, automation and test in Europe**

Full text available: pdf(242.27 KB) Publisher Site

Additional Information: full citation, references, index terms

2 The design of RPM: an FPGA-based multiprocessor emulator

Koray Öner, Luiz A. Barroso, Sasan Iman, Jaeheon Jeong, Krishnan Ramamurthy, Michel Dubois

February 1995 **Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays**

Full text available: pdf(54.01 KB)

Additional Information: full citation, abstract, references, citings, index terms

Recent advances in Field-Programmable Gate Arrays (FPGA) and programmable interconnects have made it possible to build efficient hardware emulation engines. In addition, improvements in Computer-Aided Design (CAD) tools, mainly in synthesis tools, greatly simplify the design of large circuits. The RPM (Rapid Prototype Engine for Multiprocessors) Project leverages these two technological advances. Its goal is to develop a common hardware platform for th ...

Keywords: field-programmable gate arrays, logic emulation, message-passing multicomputers, rapid prototyping, shared-memory multiprocessors

3 Fast detection of communication patterns in distributed executions

Thomas Kunz, Michiel F. H. Seuren

November 1997 **Proceedings of the 1997 conference of the Centre for Advanced Studies on Collaborative research**

Full text available: pdf(4.21 MB)

Additional Information: full citation, abstract, references, index terms

Understanding distributed applications is a tedious and difficult task. Visualizations based on process-time diagrams are often used to obtain a better understanding of the execution of the application. The visualization tool we use is Poet, an event tracer developed at the University of Waterloo. However, these diagrams are often very complex and do not provide the user with the desired overview of the application. In our experience, such tools display repeated occurrences of non-trivial commun ...

4 Architecture of the IBM system/370

Richard P. Case, Andris Padegs

January 1978 **Communications of the ACM**, Volume 21 Issue 1

Full text available: pdf(2.78 MB) Additional Information: full citation, abstract, references, citings, index terms

This paper discusses the design considerations for the architectural extensions that distinguish System/370 from System/360. It comments on some experiences with the original objectives for System/360 and on the efforts to achieve them, and it describes the reasons and objectives for extending the architecture. It covers virtual storage, program control, data-manipulation instructions, timing facilities, multiprocessing, debugging and monitoring, error handling, and input/output operations. ...

Keywords: architecture, computer systems, error handling, instruction sets, virtual storage

5 Recent advances in the modeling, scheduling and control of flexible automation

Wayne J. Davis, Duane Setterdahl, Joseph Macro, Victor Izokaitis, Bradley Bauman
December 1993 **Proceedings of the 25th conference on Winter simulation**

Full text available: pdf(1.53 MB) Additional Information: full citation, references, citings

6 Launching the new era

Kazuhiro Fuchi, Robert Kowalski, Koichi Furukawa, Kazunori Ueda, Ken Kahn, Takashi Chikayama, Evan Tick
March 1993 **Communications of the ACM**, Volume 36 Issue 3

Full text available: pdf(3.45 MB) Additional Information: full citation, references, index terms, review

7 Concepts of the MATHILDA system

Peter Kornerup
December 1974 **ACM SIGARCH Computer Architecture News , Proceedings of the 2nd annual symposium on Computer architecture**, Volume 3 Issue 4

Full text available: pdf(591.41 KB) Additional Information: full citation, abstract, references

A dynamically microprogrammable processor called MATHILDA is described. MATHILDA has been designed to be used as a tool in emulator and processor design research. It has a very general microinstruction sequencing scheme, sophisticated masking and shifting capability, high speed local storage, a 64-bit wide main data path, a horizontally encoded microinstruction, and other facilities which make it reasonably well suited for this purpose. This paper presents a brief overview of the MATHILDA system ...

8 The Howitzer improvement program: lessons learned

D. Krantz
January 1989 **Proceedings of the conference on Tri-Ada '89: Ada technology in context: application, development, and deployment**

Full text available: pdf(1.59 MB) Additional Information: full citation, references, index terms

9 The family of concurrent logic programming languages

Ehud Shapiro
September 1989 **ACM Computing Surveys (CSUR)**, Volume 21 Issue 3

Full text available: pdf(9.62 MB) Additional Information: full citation, abstract, references, citings, index terms

Concurrent logic languages are high-level programming languages for parallel and distributed systems that offer a wide range of both known and novel concurrent programming techniques. Being logic programming languages, they preserve many advantages of the abstract logic programming model, including the logical reading of programs and computations, the convenience of representing data structures with logical terms and manipulating them using unification, and the amenability to metaprogrammin ...

10 The X window system

Robert W. Scheifler, Jim Gettys

April 1986 **ACM Transactions on Graphics (TOG)**, Volume 5 Issue 2

Full text available: pdf(2.76 MB) Additional Information: full citation, abstract, references, citings, index terms, review

An overview of the X Window System is presented, focusing on the system substrate and the low-level facilities provided to build applications and to manage the desktop. The system provides high-performance, high-level, device-independent graphics. A hierarchy of resizable, overlapping windows allows a wide variety of application and user interfaces to be built easily. Network-transparent access to the display provides an important degree of functional separation, without significantly affec ...

11 Towards a family of languages for the design and implementation of machine architectures

Subrata Dasgupta, Marius Olafsson

April 1982 **Proceedings of the 9th annual symposium on Computer Architecture**

Full text available: pdf(759.02 KB) Additional Information: full citation, abstract, references, citings, index terms

In recent years, increases in complexity of hardware/firmware systems, and the concern for systems reliability have resulted in growing interest in methodologies and tools for the design, description and verification of computer systems. A vital component of any such design methodology is the language used for representing the design. In the case of particularly complex systems the design process may involve a succession of stages each of which represents the system at a particular level of ...

12 The Aladdex operating systems for the Aladdin multiprocessor

Don Krantz, Ron Belt, Steve Gunderson, Belle Shenoy, Mark Vojta

October 1993 **Proceedings of the conference on TRI-Ada '93**

Full text available: pdf(1.26 MB) Additional Information: full citation, references, index terms

13 Microprocessor applications in the nuclear industry

C. Dwayne Ethiridge

April 1980 **ACM SIGCAS Computers and Society**, Volume 10 Issue 3-4

Full text available: pdf(986.50 KB) Additional Information: full citation, abstract, references

Microprocessors in the nuclear industry, particularly at the los Al amos Scientific Laboratory, have been and are being utilized in a wide variety of applications ranging from data acquistion and control for basic physics research to monitoring special nuclear material in long-term storage. Microprocessor systems have been developed to support weapons diagnostics measurements during undergorund weapons testing at the Nevada Test Site. Multiple single-component microcomputers are now controlling ...

14 Architectural considerations for a microprogrammable emulating engine using bit-slices

C. Halatsis, A. van Dam, J. Joosten, M. Letheren

May 1980 **Proceedings of the 7th annual symposium on Computer Architecture**

Full text available: pdf(951.32 KB) Additional Information: full citation, abstract, references, index terms

This paper describes architectural considerations which led to the design of a fast programmable processor made from ECL bit-slioes. The processor will be used as an on-line data filtering engine for high energy physics experiments. Unlike prior designs of such engines, the processor supports both user (horizontal) microcode and emulation of the PDP-11 fixed point instruction set (without memory management and multiple interrupt levels). In addition to an overview of the techniques used to ...

15 An environment for operational software engineering in Ada

M. Baldassari, G. Bruno

January 1989 **Proceedings of the conference on Tri-Ada '89: Ada technology in context: application, development, and deployment**

Full text available: pdf(1.95 MB) Additional Information: full citation, abstract, references, index terms

This paper presents PROTOB, an object-oriented methodology and CASE system based on an extended dataflow model defined using PROT nets. It consists of several tools supporting specification, modelling and prototyping activities within the framework of the operational software life cycle paradigm. As its major application area it addresses distributed systems, such as real-time embedded systems, communication protocols and manufacturing control systems. The system automatically generates the ...

16 Optimal performance of distributed simulation programs

Steven M. Swope, Richard M. Fujimoto
December 1987 **Proceedings of the 19th conference on Winter simulation**

Full text available: pdf(769.70 KB) Additional Information: full citation, abstract, references, citings, index terms

This paper describes a technique to analyze the potential speedup of distributed simulation programs. A distributed simulation strategy is proposed which minimizes execution time through the use of an oracle to control the simulation. Because the strategy relies on an oracle, it cannot be used for practical simulations. However the strategy facilitates performance evaluations of distributed simulation strategies by providing a useful point of comparison and can be used to d ...

17 Hardware and software support for efficient exception handling

Chandramohan A. Thekkath, Henry M. Levy
November 1994 **Proceedings of the sixth international conference on Architectural support for programming languages and operating systems**, Volume 29 , 28 Issue 11 , 5

Full text available: pdf(1.44 MB) Additional Information: full citation, abstract, references, citings, index terms

Program-synchronous exceptions, for example, breakpoints, watchpoints, illegal opcodes, and memory access violations, provide information about exceptional conditions, interrupting the program and vectoring to an operating system handler. Over the last decade, however, programs and run-time systems have increasingly employed these mechanisms as a performance optimization to detect normal and expected conditions. Unfortunately, current archi ...

18 Binary translation

Richard L. Sites, Anton Chernoff, Matthew B. Kirk, Maurice P. Marks, Scott G. Robinson
February 1993 **Communications of the ACM**, Volume 36 Issue 2

Full text available: pdf(4.84 MB) Additional Information: full citation, references, citings, index terms

Keywords: CISC computers, RISC computers, binary translation, computer architecture, processor architecture translation

19 An application of simulation to tracking

David A. Bennett, Christopher A. Landauer
December 1979 **Proceedings of the 11th conference on Winter simulation - Volume 1**

Full text available: pdf(720.76 KB) Additional Information: full citation, abstract, references, index terms

The AIMER project (Automatic Integration of Multiple Element Radars) is an emulated model of a loosely coupled distributed radar tracking processor. The computational elements of the model are minicomputers similar to the PDP-11. Design goals of the model are to provide a reliable processing system whose computational bandwidth can be dynamically altered in response to changing ground scenario and availability of hardware. A large number of minicomputers connected with multiple packet netwo ...

Keywords: Active radar tracking, Distributed processing, Microprogramming, Network operating system, Performance monitoring, Simulation/emulation

20 Toward a history of (personal) workstations

Gordon Bell

January 1986 **Proceedings of the ACM Conference on The history of personal workstations**

Full text available: pdf(1.48 MB) Additional Information: full citation, abstract, references, citings, index terms

I originally accepted this keynote honor for five reasons: to respond to Alan Perlis' request (he told me I could present anything from a new taxonomy to personal reminiscences); second, to identify the important artifacts that should be preserved in The Computer Museum; third, to posit a framework of the history of workstations that can be written in the next century (we're all too close to create it); fourth, to summarize my own involvement on interactive computing including timesharing a ...

Results for "(emulatior<in>metadata) <or> (emulation<in>metadata) <and> (asynchrono..."
Your search matched **124** of **1164322** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

e-mail printer friendly

» View Session History
» New Search

Modify Search

(emulatior<in>metadata) <or> (emulation<in>metadata) <and> (asynchronous<in>

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

View: **1-25** | 26-50 | 51-75 | 76-100

1. **Data communication in ATM networks**
Kavak, N.;
Network, IEEE
Volume 9, Issue 3, May-June 1995 Page(s):28 - 37
AbstractPlus | Full Text: PDF(876 KB) IEEE JNL

2. **Southwestern Bell Telephone's ISDN experience**
Stephenson, R.W.; McGaw, S.A.;
Network, IEEE
Volume 3, Issue 5, Sept. 1989 Page(s):25 - 26, 31-36
AbstractPlus | Full Text: PDF(680 KB) IEEE JNL

3. **Static scheduling of multidomain circuits for fast functional verification**
Kudlugi, M.; Tessier, R.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 21, Issue 11, Nov. 2002 Page(s):1253 - 1268
AbstractPlus | References | Full Text: PDF(735 KB) IEEE JNL

4. **The characteristic of RTS parameters for circuit emulation application over ATM networks**
Zheng Chen;
Global Telecommunications Conference, 1994. GLOBECOM '94. 'Communications: The Global Bridge'., IEEE
Volume 3, 28 Nov.-2 Dec. 1994 Page(s):1822 - 1826 vol.3
AbstractPlus | Full Text: PDF(312 KB) IEEE CNF

5. **Performance comparison between ATM LAN emulation, classical IP over ATM, and native ATM in a multi-platform multi-operating system environment**
Driscoll, D.J.; Mehravari, N.; Olson, M.H.;
MILCOM 97 Proceedings
Volume 1, 2-5 Nov. 1997 Page(s):434 - 438 vol.1
AbstractPlus | Full Text: PDF(548 KB) IEEE CNF

6. **Delay analysis of ATM multiplexer for circuit emulation service**
Jinghong Ma; Lui Guo; Wei Ding;
Communication Technology Proceedings, 1998. ICCT '98. 1998 International Conference on
22-24 Oct. 1998 Page(s):462 - 466 vol.1
AbstractPlus | Full Text: PDF(280 KB) IEEE CNF

7. **An asynchronous 2-D discrete cosine transform chip**
Smith, R.; Fant, K.; Parker, D.; Stephani, R.; Ching-Yi Wang;
Advanced Research in Asynchronous Circuits and Systems, 1998. Proceedings. 1998 Fourth International Symposium on
30 March-2 April 1998 Page(s):224 - 233

AbstractPlus | Full Text: PDF(104 KB) IEEE CNF

8. **Removing cell demultiplexing performance bottleneck in ATM pseudo wire emulation over MPLS networks**
Konghot, P.; Che, H.;
Computer Communications and Networks, 2003. ICCCN 2003. Proceedings. The 12th International Conference on
20-22 Oct. 2003 Page(s):617 - 620
AbstractPlus | Full Text: PDF(310 KB) IEEE CNF

9. **An error rate emulation system [magnetic recording channel]**
Okazaki, Y.;
Magnetics, IEEE Transactions on
Volume 31, Issue 6, Nov. 1995 Page(s):3093 - 3095
AbstractPlus | Full Text: PDF(244 KB) IEEE JNL

10. **Design of ATM AAL1 SAR for circuit emulation**
Yih-Chang Lee; Tain-Lieng Kao; Kou-Tan Wu;
Communications, IEEE Transactions on
Volume 46, Issue 9, Sept. 1998 Page(s):1117 - 1121
AbstractPlus | References | Full Text: PDF(120 KB) IEEE JNL

11. **Experience with PACS in an ATM/Ethernet switched network environment**
Pelikan, E.; Ganser, A.; Kotter, E.; Schrader, U.; Timmermann, U.;
Information Technology in Biomedicine, IEEE Transactions on
Volume 2, Issue 1, March 1998 Page(s):26 - 29
AbstractPlus | References | Full Text: PDF(84 KB) IEEE JNL

12. **1553 emulation over ATM (asynchronous transfer mode)-a hybrid avionics communications architecture**
Parish, D.J.; Briggs, R.; Chambers, D.; Hunter, C.; Kelsall, N.;
Aerospace and Electronic Systems Magazine, IEEE
Volume 13, Issue 3, March 1998 Page(s):34 - 39
AbstractPlus | Full Text: PDF(296 KB) IEEE JNL

13. **Synchronous emulation of asynchronous circuits**
O'Leary, J.; Brown, G.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 16, Issue 2, Feb. 1997 Page(s):205 - 209
AbstractPlus | References | Full Text: PDF(92 KB) IEEE JNL

14. **Asynchronous transfer mode-an engineering management perspective**
Gutierrez, C.F.; Holt, D.;
Engineering Management Journal
Volume 8, Issue 4, Aug. 1998 Page(s):177 - 185
AbstractPlus | Full Text: PDF(2144 KB) IEE JNL

15. **A knowledge-based control paradigm for real-time systems**
Painter, J.H.; Lin, S.K.; Glass, E.;
Intelligent Control, 1988. Proceedings., IEEE International Symposium on
24-26 Aug. 1988 Page(s):227 - 232
AbstractPlus | Full Text: PDF(512 KB) IEEE CNF

16. **On source timing recovery for circuit emulation in ATM networks**
Vakil, F.;
Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond'. GLOBECOM '89., IEEE
27-30 Nov. 1989 Page(s):1820 - 1827 vol.3
AbstractPlus | Full Text: PDF(540 KB) IEEE CNF

17. **Application of generalized parallel delta networks to a hybrid broadband switch**
Autolitano, A.; Bernabei, F.; Ciampi, M.G.; Listanti, M.;
Communications, 1989. ICC 89, BOSTONICC/89. Conference record. World Prosperity Through

Communications, IEEE International Conference on
11-14 June 1989 Page(s):123 - 127 vol.1

AbstractPlus | Full Text: PDF(472 KB) IEEE CNF

18. **Distributed CBO call set-up in a circuit emulation ATM switch**
Bernabei, F.; Calabro, C.; Listanti, M.;
INFOCOM '90. Ninth Annual Joint Conference of the IEEE Computer and Communication Societies. 'The Multiple Facets of Integration'. Proceedings., IEEE
3-7 June 1990 Page(s):330 - 337 vol.2

AbstractPlus | Full Text: PDF(820 KB) IEEE CNF

19. **Queueing analysis for ATM switching of mixed continuous-bit-rate and bursty traffic**
Hou, T.-C.; Wong, A.K.;
INFOCOM '90. Ninth Annual Joint Conference of the IEEE Computer and Communication Societies. 'The Multiple Facets of Integration'. Proceedings., IEEE
3-7 June 1990 Page(s):660 - 667 vol.2

AbstractPlus | Full Text: PDF(504 KB) IEEE CNF

20. **Massively parallel architecture: application to neural net emulation and image reconstruction**
Lattard, D.; Faure, B.; Mazare, G.;
Application Specific Array Processors, 1990. Proceedings of the International Conference on
5-7 Sept. 1990 Page(s):214 - 225

AbstractPlus | Full Text: PDF(708 KB) IEEE CNF

21. **Traffic characteristics evaluation of a shared buffer ATM switch**
Endo, N.; Ohuchi, T.; Kozaki, T.; Kuwahara, H.; Mori, M.;
Global Telecommunications Conference, 1990, and Exhibition. 'Communications: Connecting the Future', GLOBECOM '90., IEEE
2-5 Dec. 1990 Page(s):1913 - 1918 vol.3

AbstractPlus | Full Text: PDF(420 KB) IEEE CNF

22. **A feasibility study of ATM virtual path cross-connect systems in LATA transport networks**
Tsong-Ho Wu; Bartone, J.I.; Kaminisky, V.;
Global Telecommunications Conference, 1994. GLOBECOM '94. 'Communications: The Global Bridge'., IEEE
Volume 3, 28 Nov.-2 Dec. 1994 Page(s):1421 - 1427 vol.3

AbstractPlus | Full Text: PDF(788 KB) IEEE CNF

23. **QoS control in ATM networks: a VP-shaper that regenerates quasi CBR-VCs**
Pitcho, F.; Yamanaka, N.;
Singapore ICCS '94. Conference Proceedings.
Volume 2, 14-18 Nov. 1994 Page(s):738 - 742 vol.2

AbstractPlus | Full Text: PDF(244 KB) IEEE CNF

24. **Real-time emulation method for ATM switching systems in broadband ISDN**
Matsumura, T.; Yamanaka, N.; Yamaguchi, R.; Ishikawa, K.;
Rapid System Prototyping, 1996. Proceedings., Seventh IEEE International Workshop on
19-21 June 1996 Page(s):55 - 60

AbstractPlus | Full Text: PDF(488 KB) IEEE CNF

25. **ATM burst traffic generator**
Chu, P.P.;
VLSI, 1995. Proceedings., Fifth Great Lakes Symposium on
16-18 March 1995 Page(s):262 - 265

AbstractPlus | Full Text: PDF(292 KB) IEEE CNF

View: **1-25** | 26-50 | 51-75 | 76-100

Results for "(selvidge c. w.<in>au)"
e-mail printer friendly
Your search matched 2 of 1164322 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

» New Search

Modify Search

» Key

(selvidge c. w.<in>au)

IEEE JNL IEEE Journal or Magazine

Check to search only within this results set

IEE JNL IEE Journal or Magazine

Display Format: Citation Citation & Abstract

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information

1. **A magnetic power and communication interface for a CMOS integrated circuit**
Glasser, L.A.; Malamy, A.C.; Selvidge, C.W.;
Solid-State Circuits, IEEE Journal of
Volume 24, Issue 4, Aug. 1989 Page(s):1146 - 1149
AbstractPlus | Full Text: PDF(516 KB) IEEE JNL

2. **A Magnetic Power And Communication Interface For A Cmos Die**
Malamy, A.C.; Glasser, L.A.; Selvidge, C.W.;
Solid-State Circuits Conference, 1988. Digest of Technical Papers. ISSCC. 1988 IEEE International
February 17-19, 1988 Page(s):264-265, 398-399
AbstractPlus | Full Text: PDF(3500 KB) IEEE CNF

Results for "(selvidge c.<in>au)"
Your search matched 7 of 1164322 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail printer friendly

» View Session History

» New Search

Modify Search

» Key

(selvidge c.<in>au)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Check to search only within this results set

Display Format: Citation Citation & Abstract

Select Article Information

1. **A transaction-based unified architecture for simulation and emulation**
Hassoun, S.; Kudlugi, M.; Pryor, D.; Selvidge, C.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 13, Issue 2, Feb. 2005 Page(s):278 - 287
AbstractPlus | Full Text: PDF(456 KB) IEEE JNL

2. **A magnetic power and communication interface for a CMOS integrated circuit**
Glasser, L.A.; Malamy, A.C.; Selvidge, C.W.;
Solid-State Circuits, IEEE Journal of
Volume 24, Issue 4, Aug. 1989 Page(s):1146 - 1149
AbstractPlus | Full Text: PDF(516 KB) IEEE JNL

3. **Static scheduling of multiple asynchronous domains for functional verification**
Kudlugi, M.; Selvidge, C.; Tessier, R.;
Design Automation Conference, 2001. Proceedings
2001 Page(s):647 - 652
AbstractPlus | Full Text: PDF(532 KB) IEEE CNF

4. **A transaction-based unified simulation/emulation architecture for functional verification**
Kudlugi, M.; Hassoun, S.; Selvidge, C.; Pryor, D.;
Design Automation Conference, 2001. Proceedings
2001 Page(s):623 - 628
AbstractPlus | Full Text: PDF(612 KB) IEEE CNF

5. **TIERS: Topology IndependEnt Pipelined Routing and Scheduling for VirtualWire™ Compilation**
Selvidge, C.; Agarwal, A.; Dahl, M.; Babb, J.;
Field-Programmable Gate Arrays, 1995. FPGA '95. Proceedings of the Third International ACM Symposium on
1995 Page(s):25 - 31
AbstractPlus | Full Text: PDF(120 KB) IEEE CNF

6. **A Magnetic Power And Commanication Interface For A Cmos Die**
Malamy, A.C.; Glasser, L.A.; Selvidge, C.W.;
Solid-State Circuits Conference, 1988. Digest of Technical Papers. ISSCC. 1988 IEEE International
February 17-19, 1988 Page(s):264-265, 398-399
AbstractPlus | Full Text: PDF(3500 KB) IEEE CNF

7. **Static scheduling of multi-domain memories for functional verification**
Kudlugi, M.; Selvidge, C.; Tessier, R.;
Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on
4-8 Nov. 2001 Page(s):2 - 9
AbstractPlus | Full Text: PDF(728 KB) IEEE CNF